WILEY



Digital Design and Verification using Verilog and SystemVerilog

By Sanjay Churiwala, Usha Mehta, Vaishali Dhare

Paperback 9789363868021 ₹891.00

Pages: 380

Description

Digital Design and Verification using Verilog and SystemVerilog is an essential guide for students and early career professionals aiming to master the intricacies of digital design and verification. Authored by industry experts and academics, this book combines practical insights from the field with foundational teaching principles, making it a comprehensive resource for learning and applying Verilog and SystemVerilog.

About the Author

Sanjay Churiwala, Usha Mehta, Vaishali Dhare

Sanjay Churiwala holds a B.Tech in Electronics and Electrical Communications Engineering from IIT Kharagpur. With over 30 years of experience in VLSI front-end design methodologies and Electronic Design Automation, he has extensively worked on Verilog-based designs in various roles, including Applications Engineering, Design and Verification Lead, and Tool Development and Verification. He holds several international patents and has authored numerous technical books on VLSI and related fields. Currently, he serves as the Corporate Vice President at AMD's Hyderabad office. Sanjay is also a regular guest lecturer on VLSI topics at various academic institutions.

Usha Mehta is currently a Professor and Head of the Department of Electronics and Communication, Institute of Technology, Nirma University, Ahmedabad. She has more than 24 years of teaching experience. She has guided more than ten research students. She has one Patent on her credit. She has been the Principal Investigator for research projects of DST-MeitY-C2S Scheme, ISRO RESPOND and GUJCOST. RHBD Chip developed for SAC, ISRO during this project has been fabricated at SCL, Chandigarh. She has published more than 55 research papers in areas of Digital System Design, VLSI Design and Testing.

Vaishali Dhare is an Assistant Professor in the Electronics and Communication Engineering Department at the Institute of Technology, Nirma University, Ahmedabad. Dr. Vaishali completed her PhD in Testing of Nanotechnology Devices and Circuits from Nirma University in 2018.

With over 20 years of teaching experience, she has guided more than 30 MTech and BTech projects and conducted various seminars and workshops. She has published over forty papers in journals and conference proceedings and is currently guiding two research scholars. She has also undertaken consultancy and research projects. Her areas of interest include Hardware Description Languages, Testing and Verification of VLSI Design, Quantum-dot Cellular Automata, Applied Algorithms for VLSI CAD, and Reversible Logic.

Table of Contents
